

Trench Gate Power HiperFET


IXFV110N25T IXFV110N25TS

$$V_{DSS} = 250V$$

$$I_{D25} = 110A$$


$$R_{DS(on)} \leq 24m\Omega$$

N-Channel Enhancement Mode
Avalanche Rated




Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	$T_J = 25^\circ C$ to $150^\circ C$	250	V
V_{DGR}	$T_J = 25^\circ C$ to $150^\circ C$, $R_{GS} = 1M\Omega$	250	V
V_{GSS}	Continuous	± 20	V
V_{GSM}	Transient	± 30	V
I_{D25}	$T_C = 25^\circ C$	110	A
I_{LRMS}	Lead Current Limit, RMS	75	A
I_{DM}	$T_C = 25^\circ C$, pulse width limited by T_{JM}	300	A
I_A	$T_C = 25^\circ C$	25	A
E_{AS}	$T_C = 25^\circ C$	1	J
dV/dt	$I_S \leq I_{DM}$, $V_{DD} \leq V_{DSS}$, $T_J \leq 150^\circ C$	10	V/ns
P_D	$T_C = 25^\circ C$	694	W
T_J		-55 ... +150	$^\circ C$
T_{JM}		150	$^\circ C$
T_{stg}		-55 ... +150	$^\circ C$
T_L	1.6mm (0.062 in.) from case for 10s	300	$^\circ C$
T_{SOLD}	Plastic body for 10 seconds	260	$^\circ C$
F_C	Mounting force	11..65 / 2.5..14.6	N/lb.
Weight		4	g

PLUS220 (IXFV)



PLUS220SMD (IXFV_S)



G = Gate D = Drain
S = Source TAB = Drain

Features

- International standard packages
- Avalanche rated

Advantages

- Easy to mount
- Space savings
- High power density

Applications

- DC-DC converters
- Battery chargers
- Switched-mode and resonant-mode power supplies
- DC choppers
- AC motor drives
- Uninterruptible power supplies

Symbol	Test Conditions ($T_J = 25^\circ C$ unless otherwise specified)	Characteristic Values		
		Min.	Typ.	Max.
BV_{DSS}	$V_{GS} = 0V$, $I_D = 250\mu A$	250		V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 3mA$	2.5		4.5 V
I_{GSS}	$V_{GS} = \pm 20V$, $V_{DS} = 0V$			± 200 nA
I_{DSS}	$V_{DS} = V_{DSS}$ $V_{GS} = 0V$ $T_J = 125^\circ C$			10 μA 1 mA
$R_{DS(on)}$	$V_{GS} = 10V$, $I_D = 0.5 \cdot I_{D25}$, Notes 1, 2			24 m Ω

Symbol	Test Conditions	Characteristic Values		
		Min.	Typ.	Max.
$(T_J = 25^\circ\text{C unless otherwise specified})$				
g_{fs}	$V_{DS} = 10V, I_D = 0.5 \cdot I_{D25}$, Note 1	65	110	S
C_{iss}	$V_{GS} = 0V, V_{DS} = 25V, f = 1\text{MHz}$		9400	pF
C_{oss}			850	pF
C_{rss}			55	pF
$t_{d(on)}$	Resistive Switching Times $V_{GS} = 15V, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 0.5 \cdot I_{D25}$ $R_G = 2\Omega$ (External)		19	ns
t_r			27	ns
$t_{d(off)}$			60	ns
t_f			27	ns
$Q_{g(on)}$	$V_{GS} = 10V, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 25A$		157	nC
Q_{gs}			40	nC
Q_{gd}			50	nC
R_{thJC}			0.18	$^\circ\text{C/W}$
R_{thCS}		0.21		$^\circ\text{C/W}$

Source-Drain Diode


Symbol	Test Conditions	Characteristic Values		
		Min.	Typ.	Max.
$T_J = 25^\circ\text{C unless otherwise specified}$				
I_s	$V_{GS} = 0V$			110 A
I_{SM}	Repetitive, pulse width limited by T_{JM}			350 A
V_{SD}	$I_F = 55A, V_{GS} = 0V$, Note 1			1.2 V
t_{rr}	$I_F = 55A, -di/dt = 250A/\mu\text{s}$ $V_R = 100V, V_{GS} = 0V$			170 ns
Q_{RM}			946	nC
I_{RM}			17	A

- Notes: 1. Pulse test, $t \leq 300\text{ms}$; duty cycle, $d \leq 2\%$.
2. On through-hole packages, $R_{DS(on)}$ Kelvin test contact location must be 5 mm or less from the package body.

PRELIMINARY TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from data gathered during objective characterizations of preliminary engineering lots; but also may yet contain some information supplied during a pre-production design evaluation. IXYS reserves the right to change limits, test conditions, and dimensions without notice.


PLUS220 (IXFV) Outline



1. GATE
2. DRAIN (COLLECTOR)
3. SOURCE (EMITTER)
4. DRAIN (COLLECTOR)

SYM	INCHES		MILLIMETER	
	MIN	MAX	MIN	MAX
A	.169	.185	4.30	4.70
A1	.028	.035	0.70	0.90
A2	.098	.118	2.50	3.00
b	.035	.047	0.90	1.20
b1	.080	.095	2.03	2.41
b2	.054	.064	1.37	1.63
c	.028	.035	0.70	0.90
D	.551	.591	14.00	15.00
D1	.512	.539	13.00	13.70
E	.394	.433	10.00	11.00
E1	.331	.346	8.40	8.80
e	.100 BSC		2.54 BSC	
L	.512	.551	13.00	14.00
L1	.118	.138	3.00	3.50
L2	.035	.051	0.90	1.30
L3	.047	.059	1.20	1.50

PLUS220SMD (IXFV_S) Outline




1. GATE
2. DRAIN (COLLECTOR)
3. SOURCE (EMITTER)
4. DRAIN (COLLECTOR)

SYM	INCHES		MILLIMETER	
	MIN	MAX	MIN	MAX
A	.169	.185	4.30	4.70
A1	.028	.035	0.70	0.90
A2	.098	.118	2.50	3.00
A3	.000	.010	0.00	0.25
b	.035	.047	0.90	1.20
b1	.080	.095	2.03	2.41
b2	.054	.064	1.37	1.63
c	.028	.035	0.70	0.90
D	.551	.591	14.00	15.00
D1	.512	.539	13.00	13.70
E	.394	.433	10.00	11.00
E1	.331	.346	8.40	8.80
e	.200 BSC		5.08 BSC	
L	.209	.228	5.30	5.80
L1	.118	.138	3.00	3.50
L2	.035	.051	0.90	1.30
L3	.047	.059	1.20	1.50
L4	.039	.059	1.00	1.50


IXYS reserves the right to change limits, test conditions, and dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents:	4,835,592	4,931,844	5,049,961	5,237,481	6,162,665	6,404,065 B1	6,683,344	6,727,585	7,005,734 B2	7,157,338 B2
	4,850,072	5,017,508	5,063,307	5,381,025	6,259,123 B1	6,534,343	6,710,405 B2	6,759,692	7,063,975 B2	
	4,881,106	5,034,796	5,187,117	5,486,715	6,306,728 B1	6,583,505	6,710,463	6,771,478 B2	7,071,537	


**Fig. 1. Output Characteristics
@ 25°C**




**Fig. 2. Extended Output Characteristics
@ 25°C**




**Fig. 3. Output Characteristics
@ 125°C**



**Fig. 4. $R_{DS(on)}$ Normalized to $I_D = 55A$ Value
vs. Junction Temperature**



**Fig. 5. $R_{DS(on)}$ Normalized to $I_D = 55A$ Value
vs. Drain Current**



**Fig. 6. Maximum Drain Current vs.
Case Temperature**




Fig. 7. Input Admittance




Fig. 8. Transconductance




Fig. 9. Forward Voltage Drop of Intrinsic Diode




Fig. 10. Gate Charge




Fig. 11. Capacitance




Fig. 12. Maximum Transient Thermal Impedance




Fig. 13. Resistive Turn-on Rise Time vs. Junction Temperature




Fig. 14. Resistive Turn-on Rise Time vs. Drain Current




Fig. 15. Resistive Turn-on Switching Times vs. Gate Resistance




Fig. 16. Resistive Turn-off Switching Times vs. Junction Temperature




Fig. 17. Resistive Turn-off Switching Times vs. Drain Current




Fig. 18. Resistive Turn-off Switching Times vs. Gate Resistance

